


UL50AT



CLOCK GENERATOR
RTM875T-336


FAN & THERMAL
SENSOR

POWER

VCORE
SYSTEM
I/O_1.05VS
I/O_DDR & VTT
I/O_+1.8VS
CHARGER

[illegible][illegible]







Decoupling guide from Intel


VCCORE	10uF	mount	*4pcs
	0.1uF	mount	*5pcs
VCCP	1uF		* 12pcs
	270uF		* 1pcs
VCCA	0.01uF		* 1 pcs
	10uF		* 1 pcs

+VCCP Decoupling Capacitor (Place near CPU)






R2.1








Place Close to NB





R2.1

From DDR/VTT Power Circuit











7 M_A_DQ[63:0] << >>



897605

8 M_B_DQ[63:0] << >>



897605

DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B

<Variant Name>

ASUS Title : NB GS45 DDR3 BUS
ASUSTeK COMPUTER INC. Engineer: Jack Hsu
Size Project Name
Custom UL50AT
Date: Friday, October 16, 2009 Sheet 13 of 97
Rev 2.0

+1.5V_GMCH


+VGFX_CORE


+VGFX_CORE

3060mA
+VCC_GMCH

+VCC_GMCH

Route VCC_AXG_SENSE and VSS_AXG_SENSE differentially.





<Variant Name>

ASUS		Title : NB GS45 GND	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	16 of 97



CFG5 : DMI STRAP
H = DMI X 4 (Default)
L = DMI X 2



**CFG6 : ITPM Host Interface
(Relate to SPI_MOSI)**
H = ITPM Disable (Default)
L = ITPM enable(Can disable by SW)




CFG7 : Intel ME Crypto Strap
H = With confidentiality (Default)
L = Without confidentiality




CFG9 : PCIE Graphic Lane Reverse
H = Normal (Default)
L = Lanes Reverse



CFG10 : PCIE Loopback
H = Disable (Default)
L = Enable



CFG16 : FSB Dynamic ODT
H =Enable (Default)
L = Disable




CFG12 : ALL-Z Mode
H =Disable (Default)
L = Enable



CFG13 : XOR Mode
H = Disable (Default)
L = Enable

CFG [13:12] : XOR/ALL-Z
00 = Reserved
01= XOR Mode Enabled
10= All-Z Mode Enabled
11= Normal Operation (Default)




CFG19 : DMI Lane Reversal
H =DMI Lane Reversal
L = Normal (Default)





CFG20 : SDVO/PCIE CONCURRENT MODE

L = Only Digital display port or PCIE is Operational (Default)
H = Digital display port and PCIE are operating simultaneously via the PEG port

<Variant Name>








SATA[X]GP unused need PU 10K to +3VS
(DG 4.2.6)



R1.1

R1.1







Follow DesignIP
Follow M51Va





R1.1



R2.0









<http://laptop-motherboard-schematic.blogspot.com/>


-Variant Name-			Title :		
			Engineer: Jack Hsu		
ASUSTeK COMPUTER INC.					
Size	Project Name				Rev
C	UL50AT				2.0
Date: Friday, October 16, 2009			Sheet 26 of 97		





<http://laptop-motherboard-schematic.blogspot.com/>


<Variant Name>		
		Title :
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu
Size C	Project Name UL50AT	Rev 2.0
Date: Friday, October 16, 2009 1 Sheet 27 of 97		




<http://laptop-motherboard-schematic.blogspot.com/>


-Variant Name-			Title :	
			Engineer: Jack Hsu	
Size	Project Name			Rev
C	UL50AT			2.0
Date: Friday, October 16, 2009		Sheet 28 of 97		

Internal Keyboard




SPI Flash ROM (8Mb)





<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		Title: <Title>	
ASUS		Engineer: Jack Hsu	
Size	Project Name		Rev
C	UL50AT		2.0
Date: Friday, October 16, 2009		Sheet	32 of 97



<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>



Title : <Title>


ASUSTeK COMPUTER INC.

Engineer: Jack Hsu

Size	Project Name	Rev
C	UL50AT	2.0


Date: Friday, October 16, 2009

Sheet 33 of 97




<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		Title :<Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	34 of 97



<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		Title :<Title>	
ASUS		Engineer: Jack Hsu	
Size	Project Name		Rev
C	UL50AT		2.0
Date: Friday, October 16, 2009		Sheet	35 of 97



<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>



Title :<Title>


ASUSTeK COMPUTER INC.

Engineer: Jack Hsu

Size	Project Name	Rev
C	UL50AT	2.0

Date: Friday, October 16, 2009

Sheet 38 of 97



<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>



Title :<Title>


ASUSTeK COMPUTER INC.


Engineer: Jack Hsu


Size	Project Name	Rev
C	UL50AT	2.0


Date: Friday, October 16, 2009

Sheet 37 of 97










<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		Title :<Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name		Rev
C	UL50AT		2.0
Date: Friday, October 16, 2009		Sheet	42 of 97



<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>



Title :<Title>


ASUSTeK COMPUTER INC.

Engineer: Jack Hsu

Size	Project Name	Rev
C	UL50AT	2.0


Date: Friday, October 16, 2009Sheet 43 of 97

LPC DEBUG PORT



<Variant Name>



ASUS		Title : DEBUG PORT	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name		Rev
Custom	UL50AT		2.0
Date: Friday, October 16, 2009	Sheet	44 of 97	





<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		Title :<Title>	
ASUS		Engineer: Jack Hsu	
Size	Project Name		Rev
C	UL50AT		2.0
Date: Friday, October 16, 2009		Sheet	45 of 97




LCD Power



AC_BAT_SYS




LVDS CONNECTOR



<Variant Name>


ASUS		Title : LVDS CONNECTOR	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name		Rev
Custom	UL50AT		2.0
Date: Friday, October 16, 2009		Sheet	46 of 97



<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		Title :<Title>	
ASUS		Engineer: Jack Hsu	
Size	Project Name		Rev
C	UL50AT		2.0
Date: Friday, October 16, 2009		Sheet	47 of 97





<http://laptop-motherboard-schematic.blogspot.com/>

-Variant Name>

**Title :HDMI LEVEL SHIFT**

ASUSTeK COMPUTER INC.

Engineer: *Jack Hsu*

Size	Project Name	Rev
C	UL50AT	2.0

Date: Friday, October 16, 2009

Sheet 49 of 97



1nd: 06G023096010 G780P11U SOP-8
 2nd: 06G023026012 MAX6657YMS+ SOP-8

Route CPU_THRM_DA , CPU_THRM_DC and
 MEM_THERM_DA , MEM_THERM_DC on
 the same layer

-----OTHER SIGNALS
 10 mils
 =====GND
 10 mils
 =====H_THERMDA(10 mils)
 10 mils
 =====H_THERMDC(10 mils)
 10 mils
 =====GND
 10 mils
 -----OTHER SIGNALS

Avoid FSB,Power

Thermal Seneor





R1 . 1


<Variant Name>

ASUS		Title : THERMAL & FAN	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	50 of 97

SATA HDD


SATA ODD





<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		Title : <Title>	
		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	53 of 97



<Variant Name>

**ASUS**[®]

Title : LID

ASUSTeK COMPUTER INC.



Engineer: Jack Hsu


Size	Project Name	Rev
Custom	UL50AT	2.0

Date: Friday, October 16, 2009

Sheet 56 of 97

Discharge Circuit





<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>



Title : <Title>


ASUSTeK COMPUTER INC.

Engineer: Jack Hsu

Size	Project Name	Rev
C	UL50AT	2.0

Date: Friday, October 16, 2009

Sheet 56 of 97



<Variant Name>

**Title :**

ASUSTeK COMPUTER INC.


Engineer: *Jack Hsu*

Size	Project Name	Rev
C	UL50AT	2.0


Date: Friday, October 16, 2009

Sheet 50 of 97


DC-IN



Battery Connector









<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		Title : <Title>	
		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	62 of 97



<http://laptop-motherboard-schematic.blogspot.com/>







<Variant Name>		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	63 of 97




<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	64 of 97

Screw Hole & SMT Nut







<http://laptop-motherboard-schematic.blogspot.com/>

-Variant Name-		Title :	
ASUSTeK COMPUTER INC.		Engineer: Jack Hsu	
Size	Project Name	Rev	
C	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	66 of 97


Touch Pad / LED Board






Camera Module



Function Board






FLY USB Cable



IO BOARD - 02



LAN IC
RJ45
CRT
RTC Conn.
MiniCard




USB 0	USB Conn.
USB 1	USB Conn.
USB 2	Bluetooth
USB 3	
USB 4	CMOS Camera
USB 5	Card Reader
USB 6	WiMax
USB 7	
USB 8	
USB 9	
USB 10	USB Conn.
USB 11	

IO BOARD - 01

HDMI Conn.
USB Conn.x2
MIC-IN Conn.
Head Phone Conn.
Audio IC
Card Reader IC
Card Reader Conn.



USB PN5	21
USB_PP5	21
USB_PN0	21
USB_PP0	21
USB_PN1	21
USB_PP1	21



<http://laptop-motherboard-schematic.blogspot.com/>

<Variant Name>



Title : <Title>


ASUSTeK COMPUTER INC.

Engineer: Jack Hsu

Size	Project Name	Rev
C	UL50AT	2.0


Date: Friday, October 16, 2009

Sheet 69 of 97




<http://laptop-motherboard-schematic.blogspot.com/>

		Title: M10M-GE1 (1)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size C	Project Name Variant	Project Name UL50AT	Rev 2.0
Date: Friday, October 16, 2009		Sheet 70 of 97	




		Title : N10M-GE1 (2)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size C	Project Name UL50AT		Rev 2.0
Date: Friday, October 16, 2009		Sheet 71 of 97	




<http://laptop-motherboard-schematic.blogspot.com/>

		Title : N10M-GE1 (3)	
ASUSTeK Computer Inc.		Engineer: Alan Chen	
Size C	Project Name UL50AT	Rev 2.0	
Date: Friday, October 16, 2009		Sheet 72 of 97	




<http://laptop-motherboard-schematic.blogspot.com/>

		Title : N10M-GE1 (4)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size C	Project Name UL50AT		Rev 2.0
Date: Friday, October 16, 2009		Sheet	78 of 97




<http://laptop-motherboard-schematic.blogspot.com/>

		Title : N10M-GE1 (5)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size C	Project Name UL50AT		Rev 2.0
Date: Friday, October 16, 2009		Sheet	74 of 97




<http://laptop-motherboard-schematic.blogspot.com/>

Project Name		Title : M10M-GE1 (6)	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name		Rev
C	UL50AT		2.0
Date: Friday, October 16, 2009		Sheet	78 of 97




<http://laptop-motherboard-schematic.blogspot.com/>


		Title : VGA Power Sequence	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size C	Project Name UL50AT		Rev 2.0
Date: Friday, October 16, 2009		Sheet	76 of 97



<http://laptop-motherboard-schematic.blogspot.com/>


		Title: <i>File></i>	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name		Rev
C	UL50AT<Variant Name>		2.0
Date: Friday, October 16, 2009		Sheet	77 of 97





<http://laptop-motherboard-schematic.blogspot.com/>



		Title: <Title>	
ASUSTeK COMPUTER INC.		Engineer: Alan Chen	
Size	Project Name		Rev
C	UL50AT		2.0
Date: Friday, October 16, 2009		Sheet	79 of 97



CPU VID=1.2V


VCORE_CNT1	VCORE_CNT2	Voltage	Offset
H	H	1.3988V	VID+222mV
H	L	1.3488V	VID+26mV
L	H	1.25V	VID+196mV
L	L	1.2V	VID

modify 10/15 for OC




For SR Testing

Modify 05/18



VCORE VIN



modify 10/15 for OC



Modify 0806



DCR=5.5mOhm

Modify 0806

OC=18A

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0

VR VID6

VR VID5

VR VID4

VR VID3

VR VID2

VR VID1

VR VID0


VR VID6


VR VID5

VR VID4

VR VID3


VR VID2





R2.1 Modify 7/29 for OC

For Manufactory test



Close to IC


Total count: 20 pcs

VOL_SEL2	VOL_SEL	Voltage
L	L	1V
L	H	1.05V
H	L	N/A(1.079V)
H	H	1.129V

<Variant Name>

ASUS		Title : POWER_IO +VCCP	
ASUSTek COMPUTER INC.		Engineer:	
Size Custom	Project Name UL50AT		Rev 2.0
Date: Friday, October 16, 2009		Sheet 82 of 97	

+1.8VS




T8401	TPC28T
+1.8VO	1
T8402	TPC28T
+1.8VS	1
T8403	TPC28T
GND	1
T8404	TPC28T
GND	1

<Variant Name>


ASUS		Title : POWER_IO_+1.8VS	
ASUSTeK COMPUTER INC.		Engineer: CH/Fred	
Size	Project Name	Rev	
Custom	UL50AT	2.0	
Date: Friday, October 16, 2009		Sheet	84 of 97






<Variant Name>

		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: CH/Fred	
Size A	Project Name UL50AT		Rev 2.0
Date: Friday, October 16, 2009		Sheet	87 of 97



<Variant Name>


		Title : <Title>	
ASUSTeK COMPUTER INC.		Engineer: CH/Fred	
Size A	Project Name UL50AT		Rev 2.0
Date: Friday, October 16, 2009		Sheet	89 of 97



<Variant Name>


		Title : POWER_DETECT	
ASUSTeK COMPUTER INC.		Engineer: CH/Fred	
Size	Project Name		Rev
Custom	UL50AT		2.0
Date: Friday, October 16, 2009		Sheet	90 of 97

SUSB#_PWR POWER



Total count: 19 pcs

SUSC#_PWR POWER




T9101	TPC28T	T9111	TPC28T
+12VSUS	1	+3VSUS	1
T9102	TPC28T	T9113	TPC28T
+12VS	1	+3VS	1
T9103	TPC28T	T9115	TPC28T
+12V	1	+3V	1
T9104	TPC28T	T9120	TPC28T
+5VSUS	1	+1.5V	1
T9106	TPC28T	T9121	TPC28T
+5VS	1	+1.5VS	1
T9110	TPC28T	T9123	TPC28T
+5V	1	SUSC#_PWR1	1
		T9114	TPC28T
		SUSC#_PWR1	1

<Variant Name>

ASUS		Title :POWER_LOAD SWITCH	
ASUSTeK COMPUTER INC.		Engineer: CH/Fred	
Size B	Project Name	UL50AT	
Date: Friday, October 16, 2009	Sheet	91	of 97
			Rev 2.0

POWER GOOD DETECTOR



<Variant Name>



Title :POWER_PROTECT

ASUSTeK COMPUTER INC.

Engineer: *CH/Fred*


Size
B

Project Name	
--------------	--

UL50ATRev
2.0

Date: Friday, October 16, 2009

Sheet 92 of 97



<Variant Name>

**ASUS**[®]


Title : POWER_SIGNAL

ASUSTeK COMPUTER INC.

Engineer: CH/Fred

Size	Project Name	Rev
Custom	UL50AT	2.0

Date: Friday, October 16, 2009 **Sheet** 93 **of** 97



<Variant Name>



Title : <Title>

ASUSTeK COMPUTER INC.

Engineer: *CH/Fred*

Size
A

Project Name

UL50AT

Rev
2.0

Date: Friday, October 16, 2009

Sheet 95 of 97

Rev	Date	Description
1.00		First Release!
1.10		
2.00		

